FPGA Design/Verification Engineer
: Job Details :

The selected candidate will be responsible for FPGA verification using the UVM methodology and following the Client processes.Requirements: Experience with UVM verification methodology.Experience developing test cases based off given requirements.